查看: 5817|回复: 3

[推荐贴] Agilent SystemVue v2009.08

发表于 2010-10-12 12:49:09 | 显示全部楼层 |阅读模式
Agilent SystemVue v2009.08 | 255Mb

$ z1 |) V( F8 }& iT
7 z4 e" u" [7 _& q& A
- F1 m; {* ~9 Y& e9 X
& v9 x/ o' X: z7 l, T* R% U' S1 ^6 I3 y

% F, e! c* L" o, C6 p
% n' X: J" n. O! G+ g
! j4 _4 X) _& g& m4 h
The new platform system-level CAD system of Agilent Technologies will allow developers of algorithms and system architects to reduce design time by half.  {  d4 J8 A. \% P% C' a  H2 B
Company Agilent Technologies introduced SystemVue 2009, a new platform CAD (EDA) for the design at the system level (ESL-design). Platform SystemVue 2009 allows to halve the time of designing the physical layer of high-performance communications algorithms and system architecture, as in the field of wireless applications, and for the aerospace and defense industries.
; C2 `) J' Q- V0 ~. A+ C$ u- i1 r) Q( I% d0 c, c
The new platform SystemVue 2009 than the previous proposals CAD of Agilent for system-level, introducing a new category of design tool for system architects and algorithm developers at the highest level of design communication devices. Platform Company Agilent SystemVue 2009 provides an easy to use environment with advanced technology simulation, with the ability to connect to hardware implementation and testing. This allows you to create prototypes algorithms and architectures for complex systems of communication.- C( p8 l. b3 t, u
, R2 ^& q$ p/ B/ H+ w( J
Platform SystemVue fills an important gap in the design process between the developers of algorithms and a core group of designers, but also reduces cost of ownership, creating a single process technology at a reasonable price. SystemVue complement existing means of computer-aided design of electronics, general, involved in designing a FPGA, digital signal processors (DSP), application of integrated circuits (ASIC) and analog / RF components.
' H5 l( k/ r" g  Y4 L8 R
) A6 M9 A& ]" s4 sPlatform SystemVue 2009 is ideally suited for system designers of high physical layer protocols, as well as developers of algorithms for developing the physical layer of wireless protocols, eg, 3GPP LTE. In aerospace and defense applications, such as software-defined radio (SDR), satellite communications and radar, also find application platform SystemVue 2009.
* L) K4 q+ Y' _- C: ^- e

$ ~' t- Y' x' E* F8 g$ J
 楼主| 发表于 2010-10-12 12:49:50 | 显示全部楼层
5 x+ a( b0 l$ ^* y% |6 V# v
* S7 Z, s2 d; H( Q$ z
Key features of the platform SystemVue 2009 are:
+ i1 Q, T+ x6 K/ [6 L' X# t. `5 y/ `
Advanced Simulation$ v* v1 [# x7 j  p
modeling the flow of data - processing of signals with different speeds and frequencies, taking into account the real effects of radio frequency at speeds 10 times higher than general-purpose modeling solutions;
3 B; Z: [: s/ x2 l1 j( q+ qextensive set of accurate RF / Analog models allows effective partition of the system into parts;/ P7 J, A3 q; Z& r4 \  k) E  k; i7 p
Hundreds of updated libraries save time when working with functions of communication, signal processing, radio-frequency functions, functions with a fixed-point and compatible with the standards of functions;! Y( |  {. x! n: `1 B/ b! [1 i
polymorphism allows you to easily switch between the blocks written in C + +, implemented in the m-code, Verilog / VHDL, or based on a graphical user interface, and easy to work with the ESL-design flows.9 t# ^2 S% i, D) r. {. M0 G: j
8 X" o0 V& p) ^& T# Y$ R9 @2 N
Support for mathematical language2 Y) Z3 e! J5 v0 p* U) C
This feature provides compatibility with existing algorithms and methods;
9 B' T5 K* L' U$ U. A+ Sthere is also support for development, simulation, debug, connectivity and scripting for hardware TCP / IP.8 _% L/ \+ y* f

0 U+ P( A! Z* PEasy-to-use environment: M8 {6 i. i" _" v
environment provides for rapid communication system design with the possibility of easy verification;: E. A6 I: T, T4 k5 f
generation of VHDL / Verilog includes support for the rapid manufacture of prototypes FPGA.
  T5 [  b+ C) x7 K& h2 D8 j
, b' m! r, v- ~4 |SystemVue is a focused EDA environment for electronic system-level (ESL) design that enables system architects and algorithm developers to innovate the physical layer (PHY) of next-generation wireless and aerospace / defense communications systems.
* n/ v$ `( [  y5 o$ G: A  P3 W; t. h2 N/ _% E
SystemVue also provides unique value to RF, DSP, and FPGA / ASIC implementers who rely on signal processing to deliver the full value of their hardware platforms.. I2 K1 H" J7 ?, r! D% c

, W4 {2 s0 ?: C5 t, E: QSystemVue replaces general-purpose digital, analog, and math environments by offering a dedicated platform for ESL design and signal processing realization. SystemVue "speaks RF", cuts PHY development and verification time in half, and connects to your mainstream EDA flow.# x% ^5 l" s7 o3 b0 ?6 p3 b7 ~
Reasons to Buy SystemVue
% x2 w: O8 S: ]5 H" S3 rInnovative, easy Use Model avoids inefficiencies of general-purpose tools  H2 V" y, q) Q+ X1 t+ O
Enhanced simulation is faster, and accounts for more real world RF effects
7 E3 V! }6 v# N0 d3 D' h; HOpen, polymorphic modeling environment  R( D* G1 T; B
Access to deep Agilent application knowledge of wireless standards and communications PHY models enables you to create & validate system architectures and algorithms quickly.
3 E6 f! l9 m2 ]4 s1 I% s- `9 k
6 b$ X* X) b/ I- n' ?) LSystemVue 2009 Features and Benefits6 V0 w" F/ f. n5 B3 r2 u" _" d

( x1 q# a  t. |/ J# cLTE Library
1 ^0 Q# `- m2 ^# I& Z4 T" H' w! SSupports LTE v8.5.0 (Dec 2008) with the latest FDD / TDD / MIMO modes. Supports PUSCH Hopping for v8.5.0.
& a5 O: u' E' ]" m8 y/ z- iUpdates the generation of DMRS for PUSCH: n DMRS (1) values can be varied from subframes and are selected from table of TS 36.211 v8.5.0.
+ P2 K5 e* Z# ^$ x2 ASupports SRS generation and mapping for v8.5.0., c5 I* U$ J4 l: ~6 }
Supports PUCCH format shorten 1 for v8.5.0.! Z! n. u6 z( o9 Q
The random access preamble format 4 PRACH starts 4832 * Ts before the end of the UpPTS at the UE.# y! m9 J0 z7 T( n/ w& H  F: l" ]
Updates Precoding for large delay CDD for v8.5.0.
3 [7 R/ Y6 m' F& Q! fThe BCH block size is fixed to be 24.' M) J) @3 f* G  T! s

9 ~8 t' Y/ r! [  ~/ ^$ hEnhancement Adds the LTE_BCH_Gen part to generate BCH information bits.! y, E7 g" @+ k) y6 c, [5 T
Updates PDCCH settings and mappings to the CCEs (supporting UE-specific and Common search spaces).
* v% u& r. j5 l( |" mUpdates DCI output bit number for Formats 1B, 1D and 2.
- V6 _& \& z5 E8 H' Z: WAdds four example workspaces for Downlink / Uplink channel coding and decoding.
! p8 g/ E" e3 q# y0 TUpdates the LTE_MIMO_Channel part to support 4x4 MIMO channel.
( V" a  K% l( ^0 A) I0 @! oSupports outputting system configuration information in Simulation Log window for top-level signal sources.+ C8 I2 Z* {- ^  F) `& g" }: c% c) G
Supports outputting input / output port rates and other useful information in Simulation.4 G0 M4 J: V; J) m1 C0 F2 v
Log window for the LTE parts with the DisplayPortRates parameter.
8 \0 h$ L9 D* ]! |7 ~- j0 ?7 j/ ]2 u+ j5 i( X7 F2 s
Date Flow Simulation
. _6 V2 o2 S+ p3 R9 _Increased simulation speed for data flow simulations; especially important for fixed-point and LTE models and simulations., K5 U5 ^$ B% Q4 J
Faster architecture-level verifications against system specification with modulated carriers.
# |4 a' W9 k: C  t# U9 JLower memory size for data flow simulations.
2 @1 l: _; B+ `3 e. H7 l- ^Lower memory usage on long, complex simulations, and especially important for architecture-level simulations of MIMO, BER and fading.
9 ]8 O7 R$ j; W1 p% a/ W7 T, Z5 U" f$ F0 f" I7 F# o3 o
Data Flow Information Table1 y% B+ m$ M+ g
Added a "Display Data Flow Information" check box in the data flow analysis options tab.1 y+ N( U% J7 x: w4 V9 Y" r% u
Checking this box will automatically create a table displaying the collected data flow information. Such information is useful for diagnostic and understanding data flow operations.' L5 [7 _" ]2 f% _; H& g

6 [1 ?! a5 D" @( X1 tDynamic Buses
4 B7 ?- o: k/ T3 p# D5 ?Enables changes in bus-width during a simulation in response to PHY modes and parameter settings; useful for LTE / WiMAX ? MIMO applications.) N8 V7 `0 A) Q5 y

: \' s$ i4 k  }/ N7 ~* T: z' O: kSupport for Multi-Channel VSA
( F9 G% `& G2 _Use SystemVue with Agilent PXB, VSA, MXA, ESG / MXG to integrate difficult emerging 2x2 and 4x4 MIMO testing of both algorithms and hardware.& s5 D1 A# K- W7 a
Supports reading up to 4 signals concurrently from a VSA instrument., u6 X3 K$ w# ?+ J% W
Supports sending up to 4 signals concurrently to a PXB N5106A instrument.& \: Y, T2 J( t, l
Supports sending up to 4 signals concurrently to VSA 89600 Sink part., [$ O, d( @% T" ?
. s1 J, l% n4 t' b# s  x
New 'ReadFile' Part Capabilities2 k% w1 b; ]2 Y- S- p; v$ n
Supports file formats compatible with Agilent Instruments for deeper connectivity to hardware verification.
# T" {+ f  `. v# I2 l! o( GReadN6030File - Read files for Agilent N6030A Signal Generator (Arbitrary Waveform Generator).
- V% S) i* P2 }ReadN5106AFile - Read files for Agilent N5106A Signal Generator (PXB MIMO Receiver Tester) that the Sink writes.' v' B- X5 |( {' S% _5 F
ReadSignalStudioFile - Read Agilent Signal Studio waveform format file created by Sink or other Agilent software products such as ADS or Signal Studio software.8 S. e$ ~4 F0 Z4 o
7 `8 n7 D- |# h$ `# Y
Note: Currently without SystemVue's LTE or WiMAX ? license, no waveform files created by Signal Studio software can be read; with SystemVue's LTE or WiMAX license, the corresponding waveform file (ie LTE or WiMAX) created by Signal Studio software can be read. It can read all Agilent Signal Studio waveform format files created by Agilent EESof products including ADS.; n6 ^; X  }7 ^
Additional File Read and Write Capabilities
& d2 q9 t- }: _7 c- p# XSupports file formats compatible with Agilent Instruments for deeper connectivity to hardware verification., [8 F) ]5 g( z- C8 b  P
ReadBaseBandStudioFile - Read BaseBand Studio waveform formatted files created by WriteBaseBandStudioFile Part or by other Agilent software products such as ADS or Agilent BaseBand Studio software.1 Y% s- t4 I( e; p% W
WriteBaseBandStudioFile - Write simulation data into a Agilent Baseband Studio formatted file. Supports writing large files sizes (>> 1GB) for streaming signals to the Agilent ESG Arbitrary Waveform Generator using Agilent Baseband Studio.
 楼主| 发表于 2010-10-12 12:50:14 | 显示全部楼层
C + + Modelbuilder Improved
/ T' g" {4 P0 J# Q: x' e8 Y; P- _Improvements result in faster simulations and less memory consumption.
& @: g2 K  L* D. V( _+ `! `Supports: User-defined fixed-point models in ModelBuilder.
3 n: R8 |; `( p% X( ?Ports - single and multi-ports.
$ g6 P7 I& E% P& d- z! zSignal types - float, double, int, complex (float or double), anytype, fixed-point.
# R9 ^6 m9 g, ~  U+ UTimed signals.1 `( P! J& U# I4 f# {& N
Enumerated model parameter types.
4 P7 M5 {5 |. xAbility to group and hide / unhide parameters in the UI.4 Y3 k3 z* j' j
Easy re-use of model code within another model.( u7 D6 ^, z$ m0 B2 W9 b" }1 h: K
Model versioning aligned with a SystemVue release version." \8 @8 N' D  F! n5 j0 @
Portable model code.
) E% k$ x6 U9 `- t6 X3 S
4 t* u& \" [* N1 n0 E7 }+ `SystemVue 2007 APG Model Import
0 E: ~0 `6 L4 ?% U/ z8 mEnables owners of previous-generation SystemVue platforms to access some of their models in the new platform./ W+ l! y% g& v; g8 k2 I
Video: Speeding up RF Modulated Carriers by 1000x+ a0 a6 ^' s. K1 h0 G' K
Video: Importing SV2007 APG files into SV2009
! F0 ?6 J  T0 u* L. p4 g5 e
4 N7 S! W4 ]2 L: n+ cNew and Improved Models; w" m) _' y4 f- I0 }

9 b8 ]6 L* p. f2 B8 I; IEnable various Wireless and A / D applications. Gold Code: GoldCode supports common Gold codes; including codes specific for GPS applications.; j; I9 F* o) M, p( x2 c5 }
AtoD: AtoD supports frequency domain specification of jitter (by specifying phase noise).9 ^- p- t6 H: {, a0 Y' g0 u9 Z9 W8 Q
Linear Feedback Shift Register (LFSR): LFSR supports access to all internal register states.- y$ z! A/ ^- p' L" F7 K
Demodulator: Demodulator supports I / Q gain and phase imbalance, I / Q origin offset, I / Q rotation.
6 d& V8 Z' W- M) g& O2 Y6 N- F# X5 O6 x- C) x
New and Improved File I / O Operators
8 m, n8 }* o5 N& A* ]6 m% o" ^Enables more convenient and efficient file I / O using MathLang. Many file I / O functions added with syntax similar to the MathWorks.' U1 t) B3 f& Z  f
: G& ?6 {9 [+ c
Random Number Generator Improved
3 N6 D! s$ O% B/ sAbility to select whether the random seed is held constant or changed for each simulation. A constant seed results in reproducible results for each run of an unchanged simulation, important in algorithmic development.# w' u% v( g! [' r  ?1 {  a

' @0 R  _& }/ }& JDSP Filter Tool Improvements
  H' S9 ]) A/ TAdded Blackman-Haris FIR Window filter type.: x( t2 t) D2 C% Y
Faster frequency response and group delay computation.
6 x3 h8 J, ~' K& g$ ~! _Faster FIR response computation for large number of coefficients.
0 N- v  M& ^2 ]( }. H9 }Improved filter error trapping.1 L/ [- ^4 R! w2 R5 ~  [; A; V
4 @, a3 G1 J/ L8 w
Improved MathLang Model UI* ?* n% W% o( e7 A5 H
Model symbol automatically conforms to the number and type of input and output ports defined.# M% h3 {) P/ O$ P

' {; |' M( g) B! t' INew Comms Examples1 ]  Q+ y  [& K& ?
Zigbee comms examples for signal source and channel model: Signal source based on WPAN 802.15.4 that is simpler and less expensive than Bluetooth; the channel model is UWB 2-10GHz.2 I1 N1 A/ n1 l. V+ ^4 S+ K, P
: ?/ T; ]( x$ }/ O1 j' F2 [
New HDL Hardware Implementation Examples
7 p2 u, w8 k9 D/ e0 P0 x5 k. m! Z; X: j4 d) X
New fixed point examples demonstrating HDL model generation for modulators and other signal processing blocks. Provides new, reconfigurable IP for communications blocks that are Cycle-accurate and Target-neutral.6 r7 L. t  ^% ^( m/ i
DSP blocks: CIC Filter, Cordic.
: A2 h4 P4 Z$ J5 |Modulators: BPSK, QPSK, M-ary PSK, M-ary QAM, M-ary FSK.
$ J6 o) k( [; U2 a5 c; }; C- JSources: NCOs (NCO, DDS, Dual NCO).
2 w1 m9 m) q* {7 E  bCoders: DPSK, DQPSK, Radian shifted n-PSK.# @- o( I: ?) h+ T! ?$ F4 D
. W4 L4 R6 I  y, u. l
New Decision Feedback Equalizer (DFE) Example- T+ |( l3 |' v2 z3 H/ {
DFE provides an adaptive decision feedback equalizer based on the LMS algorithm; useful for signal detection and for correcting signal distortions.
: i% u. S) `, I  M+ P$ ?* U
( \) H3 B6 P; Y4 s5 ~3 ?  P* yLanguage: English
 楼主| 发表于 2010-10-12 12:50:55 | 显示全部楼层
  1. Download from Hotfile9 s- r! N; ?1 Q7 N0 T
    ; V% a+ P( i/ {, Q
    : o: v2 S1 C2 V! Y! \
  4. b" ]% z- a' s2 ~, q
  5. 3 b) \1 A4 I& C6 t5 ^; ^
  6. Download from ULD5 p2 f* E7 J( ]5 o+ B" \+ `
    1 @8 V0 s; q+ X5 L, w
    ' M1 `! U0 m6 e7 D
  u& n) S2 K  s9 v
1 q) i6 S3 q! ?; Y5 k
您需要登录后才可以回帖 登录 | 注册


QQ|小黑屋|无图浏览|手机版|网站地图|虚拟仪器家园 ( 沪ICP备13044638号-3 )

GMT+8, 2020-8-15 06:20 , Processed in 0.027596 second(s), 19 queries , Gzip On, MemCache On.

Powered by Discuz! X3.4

Copyright © 2001-2020, Tencent Cloud.

快速回复 返回顶部 返回列表